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(G4FET)-based logic-circuit designs
and equivalent NOR- and NAND-gate-
based designs utilizing conventional
transistors. [NOT gates (inverters) were
also included, as needed, in both the
G4FET- and the NOR- and NAND-based
designs.] In most of the cases studied,
fewer logic gates (and, hence, fewer
transistors), were required in the
G4FET-based designs.
There are two popular categories of
FPGA block structures or architectures:
one based on multiplexers, the other
based on lookup tables. In standard mul-
tiplexer-based architectures, the basic
building block is a treelike configuration
of multiplexers, with possibly a few addi-
tional logic gates such as ANDs or ORs.
Interconnections are realized by means
of programmable switches that may con-
nect the input terminals of a block to
output terminals of other blocks, may
bridge together some of the inputs, or
may connect some of the input termi-
nals to signal sources representing con-
stant logical levels 0 or 1.
The left part of the figure depicts a
four-to-one G4FET-based multiplexer
tree; the right part of the figure depicts
a functionally equivalent four-to-one
multiplexer based on conventional tran-
sistors. The G4FET version would con-
tains 54 transistors; the conventional ver-
sion contains 70 transistors.
This work was done by Farrokh Vatan and
Amir Fijany of Caltech for NASA’s Jet Propul-
sion Laboratory. Further information is con-
tained in a TSP (see page 1).
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A system comprising very-large-scale in-
tegrated (VLSI) circuits is being devel-
oped as a means of bioinformatics-ori-
ented analysis and recognition of patterns
of fluorescence generated in a microarray
in an advanced, highly miniaturized,
portable genetic-expression-assay instru-
ment. Such an instrument implements an
on-chip combination of polymerase chain
reactions and electrochemical transduc-
tion for amplification and detection of de-
oxyribonucleic acid (DNA).
Commonly, the design of such an in-
strument provides for a sample and a ref-
erence channel, so that it can be used to
perform a dual-label assay for identifying
differentially expressed genes. A dual-
label assay also reduces spurious variabil-
ity attributable to aspects of spots in the
microarray that affect both the sample
and the reference specimen similarly. The
logarithm of the relative intensities of the
two fluorescent-dye-labeled specimens at
each spot is calculated and used in analyz-
ing the fluorescence image of the assay.
Heretofore, analysis of the fluorescence
image has typically involved sequential,
pixel-by-pixel processing in a digital com-
puter. Such processing does not enable
real-time recognition of genetic patterns
of interest — a significant drawback
where, for example, it may be desirable or
necessary to recognize dangerous mi-
crobes in the field. In contrast, a system
like the one now being developed enables
robust, real-time recognition.
The system (see figure) includes a
chip, denoted a biochip, that contains
VLSI circuitry for collecting the fluores-
cence inputs and generates analog sig-
nals proportional to the logarithms of the
fluorescence-intensity ratios for the spots
in the microarray. The outputs of the
biochip are fed as inputs to another chip
that contains a VLSI artificial neural net-
work (ANN), which performs the prot-
cessing for recognition of bioinformatic
patterns of interest. The ANN design pro-
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Rapid processing is made possible by a massively parallel neural-computing architecture.
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vides for a combination of massively par-
allel neural-computing interconnections
and mixed-signal (a combination of ana-
log and digital) circuitry characterized by
feature sizes in the deep-submicron
range, making it possible to implement
the ANN as a single VLSI chip. One no-
table aspect of the design is the use of a
parallel row/column data-flow architec-
ture to connect all on-chip subsystems
and eliminate data-flow bottlenecks of
the type caused by bandwidth limitations
in conventional data buses.
The ANN includes input neurons,
programmable-weight synapses, sum-
ming and inner product cells, output
neurons, and an output multi-winner-
take-all encoder. The programmable
synapse matrix is composed of M×N cells
for N×M-dimensional code vectors.
There are N output summing neurons
that execute a sigmoid-logarithmic (in
contradistinction to a conventional sig-
moid) transfer function. The synaptic
weights are generated by an error-back-
propagation supervised-learning algo-
rithm executed by an off-chip host con-
trolling processor. The outputs of the
output summing neurons are fed to a
multi-winner-take-all block that consists
of N competitive circuit cells and uses bi-
nary codes to encode N classes.
This work was done by Wai-Chi Fang of
Caltech and Jaw-Chyng Lue of University of
Southen California for NASA’s Jet Propulsion
Laboratory. Further information is contained
in a TSP (see page 1).
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A three-stage monolithic millimeter-
wave integrated-circuit (MMIC) ampli-
fier designed to exhibit low noise in op-
eration at frequencies from about 100 to
somewhat above 180 GHz has been built
and tested. This is a prototype of broad-
band amplifiers that have potential util-
ity in diverse applications, including
measurement of atmospheric tempera-
ture and humidity and millimeter-wave
imaging for inspecting contents of
opaque containers.
Figure 1 depicts the amplifier as it
appears before packaging. Figure 2
pre sents data from measurements of
the performance of the amplifier as
packaged in a WR-05 waveguide and
tested in the frequency range from
about 150 to about 190 GHz. The am-
plifier exhibited substantial gain
throughout this frequency range. Espe-
cially notable is the fact that at 165
GHz, the noise figure was found to be
3.7 dB, and the noise temperature was
found to be 370 K: This is less than half
the noise temperature of the prior
state of the art.
This work was done by Pekka Kangaslahti,
David Pukala, King Man Fung, and Todd
Gaier of Caltech and Xiaobing Mei, Richard
Lai, and William Deal of Northrop Grum-
man Corporation for NASA’s Jet Propulsion
Laboratory. For more information, contact
iaoffice@jpl.nasa.gov. NPO-45178
150
18
16
14
12
10
8
16
4
2
0
1,200
1,100
1,000
900
800
700
600
500
400
300
160 170
Frequency, Ghz
Gain
Noise Figure
Noise Template
G
ai
n
 o
r 
N
o
is
e 
Fi
g
u
re
, d
B
N
o
is
e 
Te
m
p
er
at
u
re
, K
180 190
Low-Noise Amplifier for 100 to 180 GHz
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Figure 2. These Plots of Performance Data were derived from measure-
ments on the amplifier as packaged in a WR-05 waveguide [a waveguide
having a cross section of 0.0510 by 0.0255 in. (about 1.30 by 0.65 mm), nom-
inally for the frequency range of 140 to 220 GHz].
Figure 1. This MMIC Amplifier includes InP high-electron-mobility transis-
tors (HEMTs) connected to microstrip transmission lines on a substrate of 2-
mil (≈51-μm) thickness. Each HEMT has two fingers and a gate width of 15
μm, for a total gate periphery of 30 μm.
